The 32-bit Micro Channel Shiell, Jon

User activity

Share to:
View the summary of this work
Author
Shiell, Jon
Appears In
Byte
Subjects
Microcomputers -- Design and construction; Computer architecture -- Innovations; Bus conductors (Electricity) -- Innovations
Audience
Trade
Summary
The direction of IBM's PS-2 line is towards 32-bit processing, 32-bit addressing, and 32-bit data transfers. The IBM Model 80's Micro Channel Architecture (MCA) demonstrates the latter. The Model 80's MCA bus includes four 16-bit slots and three 32-bit slots; an address-bus translator that enables 16-bit devices to take with the 32-bit channel, and a matched-memory cycle. The matched memory cycle provides the most efficient data transfer between the 80386 CPU and the Micro Channel; - a basic-transfer cycle is the default. The 32-bit MCA features also include all those of the 16-bit Micro Channel plus 32-bit addressing for the 32-bit slots. However, the Model 80 only supports 24-bit addresses on the DMA channels. The system can also support up to two additional processor boards and their I-O support and up to 18Mbytes RAM with 8Mbyte memory boards in two slots.
Bookmark
https://trove.nla.gov.au/work/47986255
Work ID
47986255

2 editions of this work

Find a specific edition
Thumbnail [View as table] [View as grid] Title, Author, Edition Date Language Format Libraries

User activity


e.g. test cricket, Perth (WA), "Parkes, Henry"

Separate different tags with a comma. To include a comma in your tag, surround the tag with double quotes.

Be the first to add a tag for this work

Be the first to add this to a list

Comments and reviews

What are comments? Add a comment

No user comments or reviews for this work

Add a comment


Show comments and reviews from Amazon users